首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > 74LS113/54LS113 pdf datasheet

74LS113/54LS113 pdf datasheet

  • 资源大小:133
  • 上传时间:2021-07-11
  • 下载次数:0次
  • 浏览次数:32次
  • 资源积分:1积分
  • 标      签: 74LS1

资 源 简 介

54LS113Dual JK Edge-Triggered Flip-FlopGeneral DescripTIonThe 54LS113 offers individual J, K, Set and Clock inputs.When the clock goes HIGH the inputs are enabled and datamay be entered. The logic level of the J and K inputs maybe changed when the clock pulse is HIGH and the bistablewill perform according to the Truth Table as long as minimumsetup and hold TImes are observed. Input data is transferredto the outputs on the falling edge of the clock pulse.
VIP VIP