首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CY54FCT377T,CY74FCT273T,pdf(8-

CY54FCT377T,CY74FCT273T,pdf(8-

  • 资源大小:307
  • 上传时间:2021-11-01
  • 下载次数:0次
  • 浏览次数:31次
  • 资源积分:1积分
  • 标      签: REGISTERS

资 源 简 介

The x92FCT273T devices consist of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered-clock (CP) and master-reset (MR) inputs load and reset all flip-flops simultaneously. These devices are edge-triggered registers. The state of each D input (one setup TIme before the low-to-high clock transiTIon) is transferred to the corresponding flip-flopx92s Q output. All outputs are forced low by a low logic level on the MR input. This device is fully specified for parTIal-power-down applicaTIons using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
VIP VIP