首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54ABT377,SN74ABT377A,pdf(Oct

SN54ABT377,SN74ABT377A,pdf(Oct

  • 资源大小:727
  • 上传时间:2021-07-19
  • 下载次数:0次
  • 浏览次数:19次
  • 资源积分:1积分
  • 标      签: Flip-Flops

资 源 简 介

These 8-bit posiTIve-edge-triggered D-type flip-flops with a clock (CLK) input are parTIcularly suitable for implemenTIng buffer and storage registers, shift registers, and pattern generators. Data (D) input informaTIon that meets the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the common clock-enable () input is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the buffered clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at .
VIP VIP