首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74HC74-Q1,pdf(Dual D-Type Po

SN74HC74-Q1,pdf(Dual D-Type Po

  • 资源大小:182
  • 上传时间:2021-09-29
  • 下载次数:0次
  • 浏览次数:26次
  • 资源积分:1积分
  • 标      签: Flip-Flop

资 源 简 介

The SN74HC74 device contains two independent D-type posiTIve-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inacTIve (high), data at the data (D) input meeTIng the setup TIme requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
VIP VIP