首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54AHC594, SN74AHC594,pdf(8-B

SN54AHC594, SN74AHC594,pdf(8-B

  • 资源大小:729
  • 上传时间:2021-09-20
  • 下载次数:0次
  • 浏览次数:22次
  • 资源积分:1积分
  • 标      签: Register

资 源 简 介

The ’AHC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (SRCLR, RCLR) inputs are provided on the shift and storage registers. A serial (QH’) output is provided for cascading purposes. The shift register (SRCLK) and storage register (RCLK) clocks are posiTIve-edge triggered. If the clocks are TIed together, the shift register always is one clock pulse ahead of the storage register.
VIP VIP