资 源 简 介
The TMS320VC5401 fixed-point, digital signal processor (DSP) (hereafter referred to as the 5401 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmeTIc logic unit (ALU) with a high degree of parallelism, applicaTIon-specific hardware logic, on-chip memory, and addiTIonal on-chip peripherals. The basis of the operaTIonal flexibility and speed of this DSP is a highly specialized instruction set.
Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two read operations and one write operation can be performed in a single cycle.
