首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CD54AC112, CD74AC112,pdf(DUAL

CD54AC112, CD74AC112,pdf(DUAL

  • 资源大小:643
  • 上传时间:2021-07-23
  • 下载次数:0次
  • 浏览次数:25次
  • 资源积分:1积分
  • 标      签: Flip-Flops

资 源 简 介

The ’AC112 devices contain two independent J-K negaTIve-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inacTIve (high), data at the J and K inputs meeTIng the setup-TIme requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.
VIP VIP