资 源 简 介
These 16-bit, high-speed, low-power, registered transceivers that are organized as two independent 8-bit bus transceivers with three-state D-type registers and control circuitry arranged for mulTIplexed transmission of data directly from the input bus or from the internal storage registers. OEAB and OEBA control pins are provided to control the transceiver funcTIons. SAB and SBA control pins are provided to select either real-TIme or stored data transfer.
Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transiTIons at the appropriate clock pins (CLKAB or CLKBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA
