资 源 简 介
These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) VCC operaTIon, but with the capability to provide a TTL interface to a 5-V system environment.
The ’LVTH273 devices are posiTIve-edge-triggered flip-flops with a direct-clear input. InformaTIon at the data (D) inputs meeTIng the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state.
