首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN65LVDS304,pdf(Programmable 2

SN65LVDS304,pdf(Programmable 2

  • 资源大小:1693
  • 上传时间:2021-11-07
  • 下载次数:0次
  • 浏览次数:63次
  • 资源积分:1积分
  • 标      签: Receiver

资 源 简 介

The SN65LVDS304 receiver deserializes FlatLink™3G-compliant serial input data to 27 parallel data outputs. The SN65LVDS304 receiver contains one shift register to load 30 bits from 1 or 2 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the channel parity error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle. The serial data and clock are received via sub-low-voltage differenTIal signalling (SubLVDS) lines.
VIP VIP