资 源 简 介
This 12-bit universal bus driver is designed for 2.3-V to 3.6-V VCC operaTIon.
The SN74ALVCH16903 has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on APAR, which arrives one cycle after the data to which it applies. The YERR output, which is produced one cycle after APAR, is open drain.
MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the posiTIve transiTIon of the clock (CLK) input and when the clock-enable (CLKEN) input is low, data set up at the A inputs is stored in the internal registers. On the posiTIve transition of CLK and when CLKEN is high, only data set up at the 9A-12A inputs is stored in their internal registers.
