首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CY29FCT520AT,pdf(Multilevel Pi

CY29FCT520AT,pdf(Multilevel Pi

  • 资源大小:479
  • 上传时间:2021-09-15
  • 下载次数:0次
  • 浏览次数:20次
  • 资源积分:1积分
  • 标      签: Register

资 源 简 介

The CY29FCT520T is a mulTIlevel 8-bit-wide pipeline register. The device consists of four registers, A1, A2, B1, and B2, which are configured by the instrucTIon inputs I0, I1 as a single four-level pipeline or as two two-level pipelines. The contents of any register can be read at the mulTIplexed output at any TIme by using the multiplex-selection controls (S0 and S1). The pipeline registers are positive-edge triggered, and data is shifted by the rising edge of the clock input. Instruction I = 0 selects the four-level pipeline mode. Instruction I = 1 selects the two-level B pipeline, while I = 2 selects the two-level A pipeline. I = 3 is the hold instruction; no shifting is performed by the clock in this mode.
VIP VIP