首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CADENCE SIP DIGITAL LAYOUT

CADENCE SIP DIGITAL LAYOUT

  • 资源大小:666
  • 上传时间:2021-08-29
  • 下载次数:0次
  • 浏览次数:26次
  • 资源积分:1积分
  • 标      签: Cadence

资 源 简 介

CADENCE SIP DIGITAL LAYOUTWhile system-in-package (SiP) design allows electronics makers to pack morefuncTIonality into a smaller footprint, it often involves highly complex combinaTIons,such as stacked wirebond die, wirebond die stacked on flip-chip die, direct die-to-die attachment, and others. CadenceSiP Digital Layout addresses this complexityby providing a complete constraint- and rules-driven package substrate layoutenvironment that supports all packaging methods, including PGA, BGA, micro-BGA,chip scale, as well as flip-chip and wirebond attach methods.
VIP VIP