首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74LV4046A,pdf(High-Speed CMO

SN74LV4046A,pdf(High-Speed CMO

  • 资源大小:492
  • 上传时间:2021-08-24
  • 下载次数:0次
  • 浏览次数:31次
  • 资源积分:1积分
  • 标      签: Loop

资 源 简 介

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compaTIble with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7. The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operaTIonal amplifier techniques.
VIP VIP