首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74ALVCH16525,pdf(18-BIT REGI

SN74ALVCH16525,pdf(18-BIT REGI

  • 资源大小:343
  • 上传时间:2021-08-03
  • 下载次数:0次
  • 浏览次数:21次
  • 资源积分:1积分
  • 标      签: Registered

资 源 简 介

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operaTIon. Data flow in each direcTIon is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENAB and CLKENBA) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input. Data is stored in the internal registers on the low-to-high transiTIon of the clock (CLK) input, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.
VIP VIP