首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54AHC125, SN74AHC125,pdf(QUA

SN54AHC125, SN74AHC125,pdf(QUA

  • 资源大小:975
  • 上传时间:2021-07-31
  • 下载次数:0次
  • 浏览次数:23次
  • 资源积分:1积分
  • 标      签: bus

资 源 简 介

The ’AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When (OE) is low, the respecTIve gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, (OE) should be TIed to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
VIP VIP