资 源 简 介
These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-rouTIng applicaTIons requiring very short propagaTIon delay TImes. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The circuit comprises two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.
