资 源 简 介
These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) VCC operaTIon, but with the capability to provide a TTL interface to a 5-V system environment.
The ’LVTH2952 devices consist of two 8-bit back-to-back registers that store data flowing in both direcTIons between two bidirecTIonal buses. Data on the A or B bus is stored in the registers on the low-to-high transiTIon of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
