首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54HC273,SN74HC273,pdf(QCTAL

SN54HC273,SN74HC273,pdf(QCTAL

  • 资源大小:735
  • 上传时间:2021-07-03
  • 下载次数:0次
  • 浏览次数:23次
  • 资源积分:1积分
  • 标      签: FLIP-LFOPS

资 源 简 介

These circuits are posiTIve-edge-triggered D-type flip-flops with a direct clear (CLR) input. InformaTIon at the data (D) inputs meeTIng the setup TIme requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
VIP VIP