首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电子元器件应用 > SA8025锁相环频率合成器性能简介 设计实例及常见问题的解

SA8025锁相环频率合成器性能简介 设计实例及常见问题的解

  • 资源大小:205
  • 上传时间:2021-06-29
  • 下载次数:0次
  • 浏览次数:25次
  • 资源积分:1积分
  • 标      签: SA8025 合成器

资 源 简 介

The SA8025 is a 3V, 1.8GHz, SSOP 20-pin packaged fractional-Nphase locked-loop (PLL) frequency synthesizer. It is targeted forsystems like the Japan Personal Handy Phone System (PHS,formerly PHP) which demands fast switching time and good noiseperformance. Built on the QUBiC BiCMOS process, it has phasedetectors with maximum frequency of 5MHz and an auxiliarysynthesizer that can operate up to 150MHz. This design was basedon the UMA1005 (all CMOS), an earlier version fractional-Nsynthesizer which requires an external prescaler for 1 and 2GHzapplications. There is also a 1GHz version fractional-N PLLfrequency synthesizer, the SA7025, available for systems operatingunder 1GHz. One should expect the performance of the SA8025and SA7025 to be comparable to the UMA1005 with an extraprescaler. This application note will serve as a supplement to theapplication note for the UMA1005 (Report N SCO/AN92002) or asa stand-alone document specifically for the SA8025.
VIP VIP