资 源 简 介
资料详情
VHDL is a language for describing digital electronic systems. It aroseout of the United States Government’s Very High Speed Integrated Circuits(VHSIC) program, iniTIated in 1980. In the course of this program, itbecame clear that there was a need for a standard language for describingthe structure and funcTIon of integrated circuits (ICs). Hence the VHSICHardware DescripTIon Language (VHDL) was developed, and subsequentlyadopted as a standard by the InsTItute of Electrical and ElectronicEngineers (IEEE) in the US.VHDL is designed to fill a number of needs in the design process.Firstly, it allows description of the structure of a design, that is how it isdecomposed into sub-designs, and how those sub-designs areinterconnected. Secondly, it allows the specification of the function ofdesigns using familiar programming language forms. Thirdly, as aresult, it allows a design to be simulated before being manufactured, so thatdesigners can quickly compare alternatives and test for correctness withoutthe delay and expense of hardware prototyping.
