资 源 简 介
This quadruple bus buffer gate is designed for 0.8-V to 2.7-V VCC operaTIon, but is designed specifically for 1.6-V to 1.95-V VCC operaTIon.
The SN74AUC126 contains four independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.
To ensure the high-impedance state during power up or power down, OE should be TIed to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
This device is fully specified for parTIal-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.