首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54HC164, SN74HC164,pdf(8-BIT

SN54HC164, SN74HC164,pdf(8-BIT

  • 资源大小:702
  • 上传时间:2022-01-04
  • 下载次数:0次
  • 浏览次数:24次
  • 资源积分:1积分
  • 标      签: REGISTERS

资 源 简 介

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup TIme requirements are met. Clocking occurs on the low-to-high-level transiTIon of CLK.
VIP VIP