首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54AHC595, SN74AHC595,pdf(8-B

SN54AHC595, SN74AHC595,pdf(8-B

  • 资源大小:733
  • 上传时间:2021-12-13
  • 下载次数:0次
  • 浏览次数:27次
  • 资源积分:1积分
  • 标      签: Register

资 源 简 介

The ’AHC595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (OE) input is high, all outputs, except QH’, are in the high-impedance state. Both the shift-register clock (SRCLK) and storage-register clock (RCLK) are posiTIve-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.
VIP VIP