首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电子元器件应用 > 介绍(HOTLink)CY7B933 RDY引脚在编码、旁路

介绍(HOTLink)CY7B933 RDY引脚在编码、旁路

  • 资源大小:124
  • 上传时间:2021-12-26
  • 下载次数:0次
  • 浏览次数:77次
  • 资源积分:1积分
  • 标      签: RD CY7B933

资 源 简 介

This application note considers general interfacing issues betweenthe Cypress CY7B923/CY7B933 (HOTLink™) Transmitter/Receiver and Cypress clocked FIFOs. The focus is onapplications with a 36-bit data bus requiring high data transferrates. A parallel FIFO solution is recommended for applicationsrequiring large data bandwidth. Four FIFOs can achieveparallel data transfers on and off a 36-bit bus at rates of up to280 Mbytes/s. The HOTLink serial link can transfer data at aserial rate of 330 Mbits/s. The FIFOs act as asynchronousstorage buffers between the data bus and the serial link.
VIP VIP