首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74LVC541A-Q1,pdf(Octal Buffe

SN74LVC541A-Q1,pdf(Octal Buffe

  • 资源大小:189
  • 上传时间:2021-12-24
  • 下载次数:0次
  • 浏览次数:22次
  • 资源积分:1积分
  • 标      签: driver

资 源 简 介

The SN74LVC541A octal buffer/driver is designed for 2.7-V to 3.6-V VCC operaTIon. The device is ideal for driving bus lines or buffering memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout. The 3-state control gate is a 2-input AND gate with acTIve-low inputs so that, if either output enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment. This device is fully specified for parTIal-power-down applicaTIons using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
VIP VIP