首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74HSTL162822,pdf(14-Bit To 2

SN74HSTL162822,pdf(14-Bit To 2

  • 资源大小:297
  • 上传时间:2021-11-12
  • 下载次数:0次
  • 浏览次数:37次
  • 资源积分:1积分
  • 标      签: Latc LVTTL

资 源 简 介

This 14-bit to 28-bit D-type latch is designed for 3.15-V to 3.45-V VCC operaTIon. HSTL levels are expected on the inputs. LVTTL levels are driven on the Q outputs. All outputs are designed to sink up to 12 mA and include 25- series resistors to reduce overshoot and undershoot. The SN74HSTL162822 is parTIcularly suitable for driving an address bus to two banks of memory. Each bank of 14 outputs is controlled with its own latch-enable () input. Each of the 14 data (D) inputs is TIed to the inputs of two D-type latches, which provide true data at the outputs. While LE is low, the outputs (Q) of the corresponding 14 latches follow the D inputs. When is taken high, the Q outputs are latched at the levels set up at the D inputs.
VIP VIP