首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74LVC1G125-Q1,pdf(Single Bus

SN74LVC1G125-Q1,pdf(Single Bus

  • 资源大小:231
  • 上传时间:2021-11-03
  • 下载次数:0次
  • 浏览次数:123次
  • 资源积分:1积分
  • 标      签: buffer

资 源 简 介

This bus buffer gate is designed for 1.65-V to 5.5-V VCC operaTIon. The SN74LVC1G125 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. This device is fully specified for parTIal-power-down applicaTIons using Ioff. The Ioff circuitry disables the outputs, prevenTIng damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
VIP VIP