资 源 简 介
The ’LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transiTIon at the clock (CLK) input. ApplicaTIons include TIme-delay circuits, counter controls, and frequency-dividing circuits.
These devices are fully specified for parTIal-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
