首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > ADS808,pdf(ADS808: 12-Bit, 70M

ADS808,pdf(ADS808: 12-Bit, 70M

  • 资源大小:837
  • 上传时间:2021-10-07
  • 下载次数:0次
  • 浏览次数:38次
  • 资源积分:1积分
  • 标      签: ADS808

资 源 简 介

The ADS808 is a high-dynamic range, 12-bit, 70MHz, pipelined Analog-to-Digital Converter (ADC). It includes a high-bandwidth linear track-and-hold that has a low jitter of only 0.25ps rms, leading to excellent SNR performance. The clock input can accept a low-level differenTIal sine wave or square wave signal down to 0.5Vp-p, further improving the SNR performance. It also accepts a single-ended clock signal and has flexible threshold levels. The ADS808 has a 2Vp-p differenTIal input range (1Vp-p • 2 inputs) for opTImum signal-to-noise raTIo. The differential operation gives the lowest even-order harmonic components. A lower input voltage of 1.5Vp-p or 1Vp-p can also be selected using the internal references, further optimizing SFDR.
VIP VIP