首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电源技术 > cy7c1071dv33 32兆位(2米×16)静态RAM

cy7c1071dv33 32兆位(2米×16)静态RAM

  • 资源大小:0.46 MB
  • 上传时间:2021-10-06
  • 下载次数:0次
  • 浏览次数:31次
  • 资源积分:1积分
  • 标      签: cy7c1071 RAM

资 源 简 介

The CY7C1071DV33 is a high performance CMOS StaTIc RAM organized as 2,097,152 words by 16 bits. The input and output pins (I/O0 through I/O15) are placed in a high impedance state when: ■ Deselected (CE HIGH) ■ Outputs are disabled (OE HIGH) ■ Both byte high enable and byte low enable are disabled (BHE, BLE HIGH) ■ The write operaTIon is acTIve (CE LOW and WE LOW) To write to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7) is written into the locaTIon specified on the address pins (A0 through A20)。 If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A20)。 To read from the device, take Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O8 to I/O15. See the Truth Table on page 10 for a complete description of read and write modes. For a complete list of related documentation, click here.
VIP VIP