首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54AHC139,SN74AHC139,PDF(DUAL

SN54AHC139,SN74AHC139,PDF(DUAL

  • 资源大小:743
  • 上传时间:2021-09-24
  • 下载次数:0次
  • 浏览次数:29次
  • 资源积分:1积分
  • 标      签: Demultiple

资 源 简 介

The ’AHC139 devices are dual 2-line to 4-line decoders/demulTIplexers designed for 2-V to 5.5-V VCC operaTIon. These devices are designed to be used in high-performance memory-decoding or data-rouTIng applicaTIons requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. The active-low enable (G) input can be used as a data line in demultiplexing applications.
VIP VIP