首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CY74FCT2652AT,pdf(8-Bit Regist

CY74FCT2652AT,pdf(8-Bit Regist

  • 资源大小:431
  • 上传时间:2021-09-09
  • 下载次数:0次
  • 浏览次数:18次
  • 资源积分:1积分
  • 标      签: transceive

资 源 简 介

The CY74FCT2652T consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for mulTIplexed transmission of data directly from the input bus or from the internal storage registers. Control (GAB and GBA) inputs control the transceiver funcTIons. Select-control (SAB and SBA) inputs select either real-TIme or stored data transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a mulTIplexer during transition between stored and real-time data. A low input level selects real-time data, and a high level selects stored data. Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CPAB or CPBA) inputs, regardless of levels at the select- or enable-control inputs.
VIP VIP