首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74AUC2G126,pdf(DUAL BUS BUFF

SN74AUC2G126,pdf(DUAL BUS BUFF

  • 资源大小:525
  • 上传时间:2021-08-21
  • 下载次数:0次
  • 浏览次数:20次
  • 资源积分:1积分
  • 标      签: buffer

资 源 简 介

This dual bus buffer gate is operaTIonal at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operaTIon. The SN74AUC2G126 is a dual bus driver/line driver with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is low. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. To ensure the high-impedance state during power up or power down, OE should be TIed to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. This device is fully specified for parTIal-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. For more information about AUC Little Logic devices, please refer to the TI application report, Applications of Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.
VIP VIP