首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74AUP1G125,pdf(Low-Power Sin

SN74AUP1G125,pdf(Low-Power Sin

  • 资源大小:970
  • 上传时间:2021-08-15
  • 下载次数:0次
  • 浏览次数:24次
  • 资源积分:1积分
  • 标      签: bus

资 源 简 介

The AUP family is TI’s premier soluTIon to the industry’s low-power needs in battery-powered portable applicaTIons. This family ensures a very low staTIc and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figure 1 and Figure 2). This bus buffer gate is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. This device has the input-disable feature, which allows floating input signals. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
VIP VIP