首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电子元器件应用 > 在Xilinx CoolRunner系列的XPLA3 CPL

在Xilinx CoolRunner系列的XPLA3 CPL

  • 资源大小:333
  • 上传时间:2021-08-02
  • 下载次数:0次
  • 浏览次数:30次
  • 资源积分:1积分
  • 标      签: 在Xilinx Co

资 源 简 介

The Serial Peripheral Interface (SPI) is a full-duplex, synchronous, serial data link that isstandard across many microprocessors, microcontrollers, and peripherals. It enablescommunication between microprocessors and peripherals and/or inter-processorcommunication. The SPI system is flexible enough to interface directly with numerouscommercially available peripherals.A SPI Master design has been implemented in a CoolRunner XPLA3 CPLD. The CoolRunnerSPI Master design can be used to provide a SPI controller to those microcontrollers ormicroprocessors that do not contain a SPI interface. A high-level block diagram is shown inFigure 1. The microcontroller (μC) interface chosen in this SPI Master implementation is basedon the popular 8051 microcontroller bus cycles, but can easily be modified to othermicrocontroller interfaces. For more information on the 8051 microcontroller interface, pleaserefer to XAPP349, CoolRunner CPLD 8051 Microcontroller Interface.
VIP VIP