首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN74ALVCH16821,pdf(3.3-V 20-BI

SN74ALVCH16821,pdf(3.3-V 20-BI

  • 资源大小:313
  • 上传时间:2021-07-28
  • 下载次数:0次
  • 浏览次数:29次
  • 资源积分:1积分
  • 标      签: Flip-Flop

资 源 简 介

This 20-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V VCC operaTIon. The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the posiTIve transiTIon of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output-enable (OE) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect the internal operaTIon of the flip-flops.
VIP VIP