首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电子元器件应用 > 微处理器和高速缓存模块硬件特性及规范说明

微处理器和高速缓存模块硬件特性及规范说明

  • 资源大小:92
  • 上传时间:2021-07-26
  • 下载次数:0次
  • 浏览次数:27次
  • 资源积分:1积分
  • 标      签: 高速 缓存 微处理器

资 源 简 介

The Processor and Cache Module (PCM) is a 17 x 17 pin grid array (PGA) circuit assembly which combines a PowerPC® microprocessor and SRAM components into a CPU subsystem. The PCM provides a standard mechanical, electrical, and functional interface which can be socketed on a computer system board and allow many combinations of processors and optional components to be easily interchanged. This document describes the general characteristics for a module consisting of a single PowerPC microprocessor and two SRAM devices for L2 cache. The PCM packaging and PGA signal definition also accomodates single processors without SRAM, and multiple processors.
VIP VIP