首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 可编程逻辑 > Nios II软件开发人员手册中的缓存和紧耦合存储器部分

Nios II软件开发人员手册中的缓存和紧耦合存储器部分

  • 资源大小:391.0 KB
  • 上传时间:2021-07-25
  • 下载次数:0次
  • 浏览次数:47次
  • 资源积分:1积分
  • 标      签: 存储器 Altera Nios II

资 源 简 介

Nios II 软件开发人员手册中的缓存和紧耦合存储器部分 Nios® II embedded processor cores can contain instruction and data caches. This chapter discusses cache-related issues that you need to consider to guarantee that your program executes correctly on the Nios II processor. Fortunately, most software based on the Nios II hardware abstraction layer (HAL) works correctly without any special accommodations for caches. However, some software must manage the cache directly. For code that needs direct control over the cache, the Nios II architecture provides facilities to perform the following actions:
VIP VIP