首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54LS646 THRU SN54LS649, SN74

SN54LS646 THRU SN54LS649, SN74

  • 资源大小:1001
  • 上传时间:2021-07-21
  • 下载次数:0次
  • 浏览次数:27次
  • 资源积分:1积分
  • 标      签: transceive

资 源 简 介

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for mulTIplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transiTIon of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management funcTIons that can be performed with the octal bus transceivers and registers. Enable (G) and direcTIon (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.
VIP VIP