首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 通信网络 > 建立一个脉冲宽度鉴别使用延迟线-Building a Pul

建立一个脉冲宽度鉴别使用延迟线-Building a Pul

  • 资源大小:449
  • 上传时间:2021-07-05
  • 下载次数:0次
  • 浏览次数:21次
  • 资源积分:1积分
  • 标      签: 延迟线 脉冲

资 源 简 介

Abstract: A delay line can be used to build a clock fail detector circuit that can determine if a system clock frequency falls below, or rises above, a predetermined value. This application note explains how to use the precise time delay generated by the delay line to build a "window" around the clock time period to determine if it rises above or drops below a specified time period range. An example is given using the DS1000 (now obsolete and replaced with the DS1100). The application note is relevant for all delay lines and can be used as an example to build programmable clock fail detectors using programmable delay lines. Such circuits could be used not only in built-in-test but also in production testing applications.
VIP VIP