资 源 简 介
The design guidelines presented in this document apply to products that leverage the DDR2 SDRAM IP core， and they are based on a compilation of internal platforms designed by Freescale Semiconductor， Inc. The purpose of these
guidelines is to minimize board-related issues across multiple memory topologies while allowing maximum flexibility for the board designer。
