首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SN54HC191,SN74HC191,PDF(4-BIT

SN54HC191,SN74HC191,PDF(4-BIT

  • 资源大小:156
  • 上传时间:2021-12-03
  • 下载次数:0次
  • 浏览次数:26次
  • 资源积分:1积分
  • 标      签: COUNTERS

资 源 简 介

The ’HC191 devices are 4-bit synchronous, reversible, up/down binary counters. Synchronous counTIng operaTIon is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operaTIon eliminates the output counTIng spikes normally associated with asynchronous (ripple-clock) counters. The outputs of the four flip-flops are triggered on a low- to high-level transition of the clock (CLK) input if the count-enable (CTEN) input is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up (D/U) input. When D/U is low, the counter counts up, and when D/U is high, it counts down.
VIP VIP