首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > SLK2721,pdf(OC-48 & FEC/24/12/

SLK2721,pdf(OC-48 & FEC/24/12/

  • 资源大小:677
  • 上传时间:2021-11-08
  • 下载次数:0次
  • 浏览次数:32次
  • 资源积分:1积分
  • 标      签: transceive

资 源 简 介

The SLK2721 device is a single chip, mulTIrate transceiver that derives high-speed TIming signals for SONET/ SDH-based equipment. The device performs clock and data recovery, serial-to-parallel/parallel-to-serial conversion, and a frame detecTIon funcTIon conforming to the SONET/SDH standards. The device can be configured to operate under OC-48, OC-24, OC-12, or OC-3 data rate through the rate selection pins or the autorate detection function. An external reference clock operating at 622.08 MHz is required for the recovery loop, and it also provides a stable clock source in the absence of serial data transitions. The SLK2721 device accepts 4-bit LVDS parallel data/clock and generates a NRZ SONET/SDH-compliant signal at the OC-3, OC-12, OC-24, or OC-48 data rate.
VIP VIP