首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > Design Safe Verilog State Machine(Synplicity)

Design Safe Verilog State Machine(Synplicity)

  • 资源大小:133 KB
  • 上传时间:2021-11-05
  • 下载次数:0次
  • 浏览次数:134次
  • 资源积分:1积分
  • 标      签:

资 源 简 介

One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automaTIcally detect state machines in the sourcecode, and implement them with either sequenTIal, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and opTImize away all states and transiTIon logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.
VIP VIP