首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 其他 > CD54HC4017,CD74HC4017,pdf(High

CD54HC4017,CD74HC4017,pdf(High

  • 资源大小:595
  • 上传时间:2021-10-27
  • 下载次数:0次
  • 浏览次数:29次
  • 资源积分:1积分
  • 标      签: Divider

资 源 简 介

The ’HC4017 is a high speed silicon gate CMOS 5-stage Johnson counter with 10 decoded outputs. Each of the decoded outputs is normally low and sequenTIally goes high on the low to high transiTIon clock period of the 10 clock period cycle. The CARRY (TC) output transiTIons low to high after OUTPUT 10 goes low, and can be used in conjuncTIon with the CLOCK ENABLE (CE) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low. The device can drive up to 10 low power Schottky equivalent loads.
VIP VIP