资 源 简 介
VHDL Library of Arithmetic Units
A comprehensive library of arithmetic units written in synthesizableVHDL code has been developed. The library contains componentsfor a variety of arithmetic operations and for differentspeed requirements. The library components are implemented ascircuit generators in parameterized structural VHDL code. Theirmodular and well-documented source code allows for simple usageand easy customization. Highly efficient circuit architecturesare used, which are optimized for synthesis and cell-based design.The VHDL library is platform independent, and it provides circuitswith comparable performance, but higher flexibility and alarger diversity of arithmetic operations compared to commercialdata path libraries.
