首页| 行业标准| 论文文档| 电子资料| 图纸模型
购买积分 购买会员 激活码充值

您现在的位置是:团子下载站 > 电子元器件应用 > 可编程逻辑块(CLB)用来仿真IEEE1149.1标准的边界

可编程逻辑块(CLB)用来仿真IEEE1149.1标准的边界

  • 资源大小:333
  • 上传时间:2021-10-06
  • 下载次数:0次
  • 浏览次数:27次
  • 资源积分:1积分
  • 标      签: 配置

资 源 简 介

With more complex integrated circuits and more denselypacked PC boards, testability is a major issue. One solutionto the testability problem is boundary scan. The XC4000/XC5200-Series Field Programmable Gate Arrays (FPGAs)include boundary scan registers that meet the requirementsof the IEEE1149.1 standard. While this standardprovides for diagnostic testing and supports built-in self-test(BIST), one of its primary objectives is the testing of theinterconnections between ICs. This is achieved using amandatory external test mode, called EXTEST.
VIP VIP