This applicaTIon note covers several related subjects： How does a Xilinx FPGA power up， and how does it react to powersupply glitches？ Is there any danger of picking up erroneous data and configuraTIon？ What can be done to maintain configuraTIon during loss of primary power？ What can be done to secure a design against illegal reverse-engineering？
